I. INTRODUCTION
apid single flux quantum (RSFQ) integrated circuits are R being developed widely because of their potentially high performance with high clock frequency and extremely low power consumption [ 11. Some degree of the integration scale of RSFQ digital circuits containing several thousands of Josephson junctions have been successfully implemented and their high performance has been confirmed [2] . For further increase of the integration scale, however, the development of design methodologies as well as CAD tools becomes critical. Recent progress in this field is surveyed in [3] .
At the present time a wide range of CAD tools are available to design semiconductor integrated circuits which include multi-million transistors. However straightforward utilization of the semiconductor CAD tools for the design of RSFQ integrated circuits is difficult due to the following reasons:
(i) The RSFQ circuits use voltage pulses to represent logical bit information.
(ii) Interaction between the RSFQ gates is considerable, so that the propagation delay and the bias margin are strongly affected by their neighbors. (iii) Josephson transmission lines (JTLs) are required for the interconnection, which costs considerably large area and large propagation delay. Though microstriplines are possible to use for the long interconnection, they are still costly for the short interconnection because they need additional impedance matching circuits.
Especially, (ii) makes the cell-based design approach difficult and (iii) is an obstacle to realize the automated placing and routing tools. We cannot utilize the semiconductor logic synthesis tools as they are for the RSFQ circuit systems because their circuit styles and the figure of merit for the optimization differ too much.
We have proposed a cell-based design methodology for the RSFQ circuit design based on a binary decision diagram ( B D D ) [4], [ 5 ] . We have demonstrated that the circuit complexity and the propagation delay are improved by using the BDD and the implementation effort can be dramatically reduced by using the cell-based layout approach. Now, we are developing a top-down design methodology for the BDD RSFQ circuits and preparing a CAD environment to automate the design process. In this paper we will introduce a design flow of a BDD RSFQ full adder to show the potentiality of our top-down design methodology.
CELL-BASED DESIGN APPROACH USING BINARY DECISION DIAGRAM

A. BDD and BDD RSFQ Logic
The BDD is a way to represent the logical function by a directed graph, which is extensively used for the design of the semiconductor pass-transistor logic circuits [6], [7] . Fig. l a is an example of the BDD representing the logic function f = x,xZ + x3 . It consists of binary switches having one input (root) and two outputs (branch 0 and branch 1). When a messenger is applied to the root, it will be switched into one of the two branches depending on the internal state of the binary switch. In the case of Fig. la , if we assume x,=l, xz=O, x3=1, the messenger propagates along xl, x2 and x3, then reaches to the box denoted as "0". This value corresponds to a solution of the logic function.
The BDD RSFQ logic circuits can be implemented by replacing the messenger by the SFQ pulse and the binary switches by the RSFQ D2 flip-flop [8] as shown in Fig. lb . In this circuit, the internal state is set to "1" ("0"), which corresponds to the clockwise (counter clockwise) current in the storage loop formed by J2, J1, L,, J6 and J5, by inputting an SFQ pulse to the "setl" ("setO"). Then, when an SFQ pulse is applied to the "root", it goes out through "branch 1" ("branch
The BDD RSFQ circuits have the following advantages: (i) Any logic function can be implemented by the combination of only one kind of primitive gates, i.e. D2 flip-flop.
(ii) The circuits are dual rail logic and don't need a global clock.
(iii) Circuit regularity and modularity are very high. All these features of the BDD RSFQ circuits are suitable 0").
for introducing the cell-based design methodology.
B. Cell-Bused Design Approach
We have made a standard cell library for the BDD RSFQ circuits [5] . Symbols of the basic cells in the cell library are shown in Fig. 2 . The basic cells consist of four kinds of square cells: one cell having a functionality of the binary switch (Bina) and four cells for interconnection (Line, Cross, Fork and Join). The circuits are specially designed and optimized for the cell library. For instance, the Bina has two additional output terminals, PO and pl, to pass the set signal (SO and s l ) to its neighbor. All basic cells are optimized not to influence each other, so that the propagation delay and the bias margin are not affected by any combination of interconnections. On the layout level, all cells have identical heights and widths except that the Bina is twice the size of the other cells. Because all positions of input and output terminals are at the same relative position in each cell, any logic function can be fabricated by simply connecting the basic cells. 
A. Logic Synthesis by BDD
The first step in the top-down design flow is the logic synthesis using the BDD. In this step the desired logic function is synthesized and expressed by the BDD. The logic synthesis method by the BDD is described in [7] . Let's consider a I-bit full adder here. The binary tree representation of the sum s = ubq + U~F , + ab?, + &ci and the carry output co= u b + b q + m i can be generated from the truth table as shown in Fig. 4a and b, where a and b are the adder inputs and ci is the carry input. There are two operations to reduce the size of the binary tree. The first operation eliminates the node whose two outgoing passes point to the same node as shown in Fig. 4c 
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operation merges two nodes where corresponding outgoing passes from the two nodes point to the same nodes as shown in Fig. 4d . The node A1 and A2 are merged in the figure. By applying these two operations successively, we can derive the BDD as shown in Fig. 4e and f. We can also merge the two BDDs furthermore by combining the common graphs in s and ci as shown in Fig. 4g .
B. Schematic View Entry
The second step in the design flow is the schematic view entry. In this step a designer makes a circuit schematic view by placing the tile-shaped symbols according to the BDD on the CAD tool using the symbol view library. A schematic view of the 1-bit full adder is shown in Fig. 5 . It should be noted that the schematic view reflects the position and the area as well as the logical connection of the circuits. Therefore a designer has to consider not only timing but also circuit layout in this design step. the cell terminals that set the state of the Bina (SO and s l ) and the pulses arriving at the "root" terminal. The internal state of the Bina has to be set before the arrival of the "root" pulse.
Results of the logic level simulation of a 1-bit full adder are shown in Fig. 6 . If there is a timing violation, a designer goes back to the schematic view entry level and modifies the circuit structure. We prepared several kinds of Line cells in order to tune the timing: one cell includes the several JTL stages to increase the delay, another cell includes one JTL but occupies twice the size of the basic cell area to reduce the delay (see rectangular cells in Fig. 5 ). The HDL description for the logic simulation is generated automatically from the schematic view using the functional view library in the CAD environment. We use the Verilog-XL for the logic simulation. The way to make the timing models of the RSFQ gates and to implement them on the Verilog-HDL is similar to [9] . In our Verilog-HDL environment, however, a designer can calculate the bias voltage dependence of the logic timing.
C. Logic Level Simulation
D. Circuits Simulation
In the next step a designer checks the functionality of their circuits and optimizes the timing by the logic level simulation. The key point of timing design in the BDD RSFQ logic
The next step is a circuit simulation using JSIM [lo] . this step the timing and the bias margin of the circuit are checked cit zuits is the relative timing between the pulses arri\ precisely. We plan to generate the JSIM net list automatically from the schematic view using the circuit view library, and are now developing the filter for that. The circuit simulation results of a 1-bit full adder are shown in Fig. 7 . Table I shows a comparison of simulation results of 1-bit full adder performed by Verilog-XL and JSIM. The delay-Carry and a delay-Sum represent the propagation delay of the carry output and the sum output, respectively, measured from the carry input. One can observe that both simulation results coincide fairly well within an error of 3%.
Small discrepancies are caused by the small interaction between the basic cells, which affect the propagation delay of the whole circuit. Note that the simulation time is considerably decreased by using the logic simulation: 270 s for JSIM and 0.7 s for Verilog-XL using the SUN Ultra 1.
E. Layout Extraction
The last step is a layout extraction from the schematic view by using the layout view library. Fig. 8 shows a layout view of the 1-bit full adder. After some other circuit blocks, e.g. DC/SFQ converters for input/output circuits, are integrated on the layout editor, a design rule checking and layout vs. schematic checking are performed by the Diva to remove careless errors.
IV. CONCLUSIONS
We have proposed a top-down design methodology for the RSFQ logic circuits based on a binary decision diagram (BDD). We can dramatically reduce the implementation effort and the design time by using a limited number of library cells based on the BDD. The logic level simulation also helps to decrease the design time in the timing optimization.
